



() Preliminary Specification
(V) Final Specification

Module	21.5" Color TFT-LCD
Model Name	T215HVN01.0 open cell





Customer	Date
Approved by	
Note: This Specification is subject to change without notice.	

Approved by	Date
<u>Howard Lee</u>	<u>2012/8/13</u>
Prepared by	
<u>Eugene Hsu</u>	<u>2012/ 8/13</u>
AU Optronics corporation	

Contents



1.0 Handling Precautions.....	7
2.0 General Description	8
2.1 Display Characteristics	8
2.2 Optical Characteristics.....	8
3.0 Functional Block Diagram	11
4.0 Absolute Maximum Ratings.....	12
4.1 TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5.0 Electrical characteristics.....	13
5.1 TFT LCD Module	13
5.1.1 Power Specification	13
5.1.2 Signal Electrical Characteristics	14
6.0 Signal Characteristics	16
6.1 Pixel Format Definition.....	16
6.2 The input data format.....	16
6.3 Signal Description.....	17
6.4 Timing Characteristics	19
6.5 Timing diagram.....	20
6.6 Power ON/OFF Sequence	21
7.0 Connector & Pin Assignment.....	22
7.1 TFT LCD Module	22
7.1.1 Pin Assignment	22
8.0 Reliability Test.....	23
9.0 Shipping Label	24
10.0 Mechanical Characteristics.....	25

Record of Revision

Version and Date	Page	Old description	New Description	Remark
0.1 2012/8/15	All	First Edition for Customer	-	
0.2 2012/8/16	21	9.0 Mechanical Characteristics 	Update drawing. 9.0 Mechanical Characteristics 	
0.3 2012/8/27	21	9.0 Mechanical Characteristics 	Update drawing 9.0 Mechanical Characteristics 	
0.4 2012/9/5	22	(Blank)	Add shipping label. 9.0 Shipping Label The label on the panel is shown as below. 	
0.5 2012/09/10	7	$T_{rR} + T_{rF} = 5 \text{ msec (typ.)}$	Update TrR + TrF. $T_{rR} + T_{rF} = 25 \text{ (TBD) msec (typ.)}$	
2012/10/03	9	Mating Type: (TBD)	Mating Type: FI-X30HL (Locked Type)	

	15	<table><tr><th>PIN #</th><th>SIGNAL NAME</th><th>DESCRIPTION</th></tr><tr><td>1</td><td>RxOIN0-</td><td>Negative LVDS differential data input (Odd data)</td></tr><tr><td>2</td><td>RxOIN0+</td><td>Positive LVDS differential data input (Odd data)</td></tr><tr><td>3</td><td>RxOIN1-</td><td>Negative LVDS differential data input (Odd data)</td></tr><tr><td>4</td><td>RxOIN1+</td><td>Positive LVDS differential data input (Odd data)</td></tr><tr><td>5</td><td>RxOIN2-</td><td>Negative LVDS differential data input (Odd data DSPTMG)</td></tr><tr><td>6</td><td>RxOIN2+</td><td>Positive LVDS differential data input (Odd data DSPTMG)</td></tr><tr><td>7</td><td>GND</td><td>Power Ground</td></tr><tr><td>8</td><td>RxOCLK-</td><td>Negative LVDS differential clock input (Odd clock)</td></tr><tr><td>9</td><td>RxOCLK+</td><td>Positive LVDS differential clock input (Odd clock)</td></tr><tr><td>10</td><td>RxOIN3-</td><td>Negative LVDS differential data input (Odd data)</td></tr><tr><td>11</td><td>RxOIN3+</td><td>Positive LVDS differential data input (Odd data)</td></tr><tr><td>12</td><td>RxEIN0-</td><td>Negative LVDS differential data input (Even data)</td></tr><tr><td>13</td><td>RxEIN0+</td><td>Positive LVDS differential data input (Even data)</td></tr><tr><td>14</td><td>GND</td><td>Power Ground</td></tr><tr><td>15</td><td>RxEIN1-</td><td>Negative LVDS differential data input (Even data)</td></tr><tr><td>16</td><td>RxEIN1+</td><td>Positive LVDS differential data input (Even data)</td></tr><tr><td>17</td><td>GND</td><td>Power Ground</td></tr><tr><td>18</td><td>RxEIN2-</td><td>Negative LVDS differential data input (Even data)</td></tr><tr><td>19</td><td>RxEIN2+</td><td>Positive LVDS differential data input (Even data)</td></tr><tr><td>20</td><td>RxECLK-</td><td>Negative LVDS differential clock input (Even clock)</td></tr><tr><td>21</td><td>RxECLK+</td><td>Positive LVDS differential clock input (Even clock)</td></tr><tr><td>22</td><td>RxEIN3-</td><td>Negative LVDS differential data input (Even data)</td></tr><tr><td>23</td><td>RxEIN3+</td><td>Positive LVDS differential data input (Even data)</td></tr><tr><td>24</td><td>GND</td><td>Power Ground</td></tr><tr><td>25</td><td>Aqns & HVS</td><td>No connection (for AUO test only. Do not connect)</td></tr><tr><td>26</td><td>SCL_VCOM</td><td>No connection (for AUO test only. Do not connect)</td></tr><tr><td>27</td><td>SDA_VCOM</td><td>No connection (for AUO test only. Do not connect)</td></tr><tr><td>28</td><td>VDD</td><td>Power +5V</td></tr><tr><td>29</td><td>VDD</td><td>Power +5V</td></tr><tr><td>30</td><td>VDD</td><td>Power +5V</td></tr></table>	PIN #	SIGNAL NAME	DESCRIPTION	1	RxOIN0-	Negative LVDS differential data input (Odd data)	2	RxOIN0+	Positive LVDS differential data input (Odd data)	3	RxOIN1-	Negative LVDS differential data input (Odd data)	4	RxOIN1+	Positive LVDS differential data input (Odd data)	5	RxOIN2-	Negative LVDS differential data input (Odd data DSPTMG)	6	RxOIN2+	Positive LVDS differential data input (Odd data DSPTMG)	7	GND	Power Ground	8	RxOCLK-	Negative LVDS differential clock input (Odd clock)	9	RxOCLK+	Positive LVDS differential clock input (Odd clock)	10	RxOIN3-	Negative LVDS differential data input (Odd data)	11	RxOIN3+	Positive LVDS differential data input (Odd data)	12	RxEIN0-	Negative LVDS differential data input (Even data)	13	RxEIN0+	Positive LVDS differential data input (Even data)	14	GND	Power Ground	15	RxEIN1-	Negative LVDS differential data input (Even data)	16	RxEIN1+	Positive LVDS differential data input (Even data)	17	GND	Power Ground	18	RxEIN2-	Negative LVDS differential data input (Even data)	19	RxEIN2+	Positive LVDS differential data input (Even data)	20	RxECLK-	Negative LVDS differential clock input (Even clock)	21	RxECLK+	Positive LVDS differential clock input (Even clock)	22	RxEIN3-	Negative LVDS differential data input (Even data)	23	RxEIN3+	Positive LVDS differential data input (Even data)	24	GND	Power Ground	25	Aqns & HVS	No connection (for AUO test only. Do not connect)	26	SCL_VCOM	No connection (for AUO test only. Do not connect)	27	SDA_VCOM	No connection (for AUO test only. Do not connect)	28	VDD	Power +5V	29	VDD	Power +5V	30	VDD	Power +5V	<table><tr><th>PIN #</th><th>SIGNAL NAME</th><th>DESCRIPTION</th></tr><tr><td>1</td><td>RxO0-</td><td>Negative LVDS differential data input (Odd data)</td></tr><tr><td>2</td><td>RxO0+</td><td>Positive LVDS differential data input (Odd data)</td></tr><tr><td>3</td><td>RxO1-</td><td>Negative LVDS differential data input (Odd data)</td></tr><tr><td>4</td><td>RxO1+</td><td>Positive LVDS differential data input (Odd data)</td></tr><tr><td>5</td><td>RxO2-</td><td>Negative LVDS differential data input (Odd data DSPTMG)</td></tr><tr><td>6</td><td>RxO2+</td><td>Positive LVDS differential data input (Odd data DSPTMG)</td></tr><tr><td>7</td><td>GND</td><td>Power Ground</td></tr><tr><td>8</td><td>RxOCLK-</td><td>Negative LVDS differential clock input (Odd clock)</td></tr><tr><td>9</td><td>RxOCLK+</td><td>Positive LVDS differential clock input (Odd clock)</td></tr><tr><td>10</td><td>RxO3-</td><td>Negative LVDS differential data input (Odd data)</td></tr><tr><td>11</td><td>RxO3+</td><td>Positive LVDS differential data input (Odd data)</td></tr><tr><td>12</td><td>RxE0-</td><td>Negative LVDS differential data input (Even data)</td></tr><tr><td>13</td><td>RxE0+</td><td>Positive LVDS differential data input (Even data)</td></tr><tr><td>14</td><td>GND</td><td>Power Ground</td></tr><tr><td>15</td><td>RxE1-</td><td>Negative LVDS differential data input (Even data)</td></tr><tr><td>16</td><td>RxE1+</td><td>Positive LVDS differential data input (Even data)</td></tr><tr><td>17</td><td>GND</td><td>Power Ground</td></tr><tr><td>18</td><td>RxE2-</td><td>Negative LVDS differential data input (Even data)</td></tr><tr><td>19</td><td>RxE2+</td><td>Positive LVDS differential data input (Even data)</td></tr><tr><td>20</td><td>RxECLK-</td><td>Negative LVDS differential clock input (Even clock)</td></tr><tr><td>21</td><td>RxECLK+</td><td>Positive LVDS differential clock input (Even clock)</td></tr><tr><td>22</td><td>RxE3-</td><td>Negative LVDS differential data input (Even data)</td></tr><tr><td>23</td><td>RxE3+</td><td>Positive LVDS differential data input (Even data)</td></tr><tr><td>24</td><td>GND</td><td>Power Ground</td></tr><tr><td>25</td><td>NC</td><td>No connection (for AUO test only. Do not connect)</td></tr><tr><td>26</td><td>NC</td><td>No connection (for AUO test only. Do not connect)</td></tr><tr><td>27</td><td>NC</td><td>No connection (for AUO test only. Do not connect)</td></tr><tr><td>28</td><td>VDD</td><td>Power +5V</td></tr><tr><td>29</td><td>VDD</td><td>Power +5V</td></tr><tr><td>30</td><td>VDD</td><td>Power +5V</td></tr></table>	PIN #	SIGNAL NAME	DESCRIPTION	1	RxO0-	Negative LVDS differential data input (Odd data)	2	RxO0+	Positive LVDS differential data input (Odd data)	3	RxO1-	Negative LVDS differential data input (Odd data)	4	RxO1+	Positive LVDS differential data input (Odd data)	5	RxO2-	Negative LVDS differential data input (Odd data DSPTMG)	6	RxO2+	Positive LVDS differential data input (Odd data DSPTMG)	7	GND	Power Ground	8	RxOCLK-	Negative LVDS differential clock input (Odd clock)	9	RxOCLK+	Positive LVDS differential clock input (Odd clock)	10	RxO3-	Negative LVDS differential data input (Odd data)	11	RxO3+	Positive LVDS differential data input (Odd data)	12	RxE0-	Negative LVDS differential data input (Even data)	13	RxE0+	Positive LVDS differential data input (Even data)	14	GND	Power Ground	15	RxE1-	Negative LVDS differential data input (Even data)	16	RxE1+	Positive LVDS differential data input (Even data)	17	GND	Power Ground	18	RxE2-	Negative LVDS differential data input (Even data)	19	RxE2+	Positive LVDS differential data input (Even data)	20	RxECLK-	Negative LVDS differential clock input (Even clock)	21	RxECLK+	Positive LVDS differential clock input (Even clock)	22	RxE3-	Negative LVDS differential data input (Even data)	23	RxE3+	Positive LVDS differential data input (Even data)	24	GND	Power Ground	25	NC	No connection (for AUO test only. Do not connect)	26	NC	No connection (for AUO test only. Do not connect)	27	NC	No connection (for AUO test only. Do not connect)	28	VDD	Power +5V	29	VDD	Power +5V	30	VDD	Power +5V
PIN #	SIGNAL NAME	DESCRIPTION																																																																																																																																																																																											
1	RxOIN0-	Negative LVDS differential data input (Odd data)																																																																																																																																																																																											
2	RxOIN0+	Positive LVDS differential data input (Odd data)																																																																																																																																																																																											
3	RxOIN1-	Negative LVDS differential data input (Odd data)																																																																																																																																																																																											
4	RxOIN1+	Positive LVDS differential data input (Odd data)																																																																																																																																																																																											
5	RxOIN2-	Negative LVDS differential data input (Odd data DSPTMG)																																																																																																																																																																																											
6	RxOIN2+	Positive LVDS differential data input (Odd data DSPTMG)																																																																																																																																																																																											
7	GND	Power Ground																																																																																																																																																																																											
8	RxOCLK-	Negative LVDS differential clock input (Odd clock)																																																																																																																																																																																											
9	RxOCLK+	Positive LVDS differential clock input (Odd clock)																																																																																																																																																																																											
10	RxOIN3-	Negative LVDS differential data input (Odd data)																																																																																																																																																																																											
11	RxOIN3+	Positive LVDS differential data input (Odd data)																																																																																																																																																																																											
12	RxEIN0-	Negative LVDS differential data input (Even data)																																																																																																																																																																																											
13	RxEIN0+	Positive LVDS differential data input (Even data)																																																																																																																																																																																											
14	GND	Power Ground																																																																																																																																																																																											
15	RxEIN1-	Negative LVDS differential data input (Even data)																																																																																																																																																																																											
16	RxEIN1+	Positive LVDS differential data input (Even data)																																																																																																																																																																																											
17	GND	Power Ground																																																																																																																																																																																											
18	RxEIN2-	Negative LVDS differential data input (Even data)																																																																																																																																																																																											
19	RxEIN2+	Positive LVDS differential data input (Even data)																																																																																																																																																																																											
20	RxECLK-	Negative LVDS differential clock input (Even clock)																																																																																																																																																																																											
21	RxECLK+	Positive LVDS differential clock input (Even clock)																																																																																																																																																																																											
22	RxEIN3-	Negative LVDS differential data input (Even data)																																																																																																																																																																																											
23	RxEIN3+	Positive LVDS differential data input (Even data)																																																																																																																																																																																											
24	GND	Power Ground																																																																																																																																																																																											
25	Aqns & HVS	No connection (for AUO test only. Do not connect)																																																																																																																																																																																											
26	SCL_VCOM	No connection (for AUO test only. Do not connect)																																																																																																																																																																																											
27	SDA_VCOM	No connection (for AUO test only. Do not connect)																																																																																																																																																																																											
28	VDD	Power +5V																																																																																																																																																																																											
29	VDD	Power +5V																																																																																																																																																																																											
30	VDD	Power +5V																																																																																																																																																																																											
PIN #	SIGNAL NAME	DESCRIPTION																																																																																																																																																																																											
1	RxO0-	Negative LVDS differential data input (Odd data)																																																																																																																																																																																											
2	RxO0+	Positive LVDS differential data input (Odd data)																																																																																																																																																																																											
3	RxO1-	Negative LVDS differential data input (Odd data)																																																																																																																																																																																											
4	RxO1+	Positive LVDS differential data input (Odd data)																																																																																																																																																																																											
5	RxO2-	Negative LVDS differential data input (Odd data DSPTMG)																																																																																																																																																																																											
6	RxO2+	Positive LVDS differential data input (Odd data DSPTMG)																																																																																																																																																																																											
7	GND	Power Ground																																																																																																																																																																																											
8	RxOCLK-	Negative LVDS differential clock input (Odd clock)																																																																																																																																																																																											
9	RxOCLK+	Positive LVDS differential clock input (Odd clock)																																																																																																																																																																																											
10	RxO3-	Negative LVDS differential data input (Odd data)																																																																																																																																																																																											
11	RxO3+	Positive LVDS differential data input (Odd data)																																																																																																																																																																																											
12	RxE0-	Negative LVDS differential data input (Even data)																																																																																																																																																																																											
13	RxE0+	Positive LVDS differential data input (Even data)																																																																																																																																																																																											
14	GND	Power Ground																																																																																																																																																																																											
15	RxE1-	Negative LVDS differential data input (Even data)																																																																																																																																																																																											
16	RxE1+	Positive LVDS differential data input (Even data)																																																																																																																																																																																											
17	GND	Power Ground																																																																																																																																																																																											
18	RxE2-	Negative LVDS differential data input (Even data)																																																																																																																																																																																											
19	RxE2+	Positive LVDS differential data input (Even data)																																																																																																																																																																																											
20	RxECLK-	Negative LVDS differential clock input (Even clock)																																																																																																																																																																																											
21	RxECLK+	Positive LVDS differential clock input (Even clock)																																																																																																																																																																																											
22	RxE3-	Negative LVDS differential data input (Even data)																																																																																																																																																																																											
23	RxE3+	Positive LVDS differential data input (Even data)																																																																																																																																																																																											
24	GND	Power Ground																																																																																																																																																																																											
25	NC	No connection (for AUO test only. Do not connect)																																																																																																																																																																																											
26	NC	No connection (for AUO test only. Do not connect)																																																																																																																																																																																											
27	NC	No connection (for AUO test only. Do not connect)																																																																																																																																																																																											
28	VDD	Power +5V																																																																																																																																																																																											
29	VDD	Power +5V																																																																																																																																																																																											
30	VDD	Power +5V																																																																																																																																																																																											
	18	<table><tr><th>Signal</th><th>Item</th><th>Symbol</th><th>Min</th><th>Typ</th><th>Max</th><th>Unit</th></tr><tr><td rowspan="3">Vertical Section</td><td>Period</td><td>T_v</td><td>1088</td><td>1130</td><td>2047</td><td>Th</td></tr><tr><td>Active</td><td>$T_{disp}(v)$</td><td>1080</td><td>1080</td><td>1080</td><td>Th</td></tr><tr><td>Blanking</td><td>$T_{bp}(v)+T_{ip}(v)+PWhs$</td><td>8</td><td>50</td><td>967</td><td>Th</td></tr><tr><td rowspan="3">Horizontal Section</td><td>Period</td><td>T_h</td><td>1004</td><td>1050</td><td>2047</td><td>Tclk</td></tr><tr><td>Active</td><td>$T_{disp}(h)$</td><td>960</td><td>960</td><td>960</td><td>Tclk</td></tr><tr><td>Blanking</td><td>$T_{bp}(h)+T_{ip}(h)+PWhs$</td><td>44</td><td>90</td><td>1087</td><td>Tclk</td></tr><tr><td rowspan="2">Clock</td><td>Period</td><td>T_{clk}</td><td>25</td><td>13.89</td><td>11.11</td><td>ns</td></tr><tr><td>Frequency</td><td>Freq</td><td>40</td><td>72</td><td>90</td><td>MHz</td></tr><tr><td>Frame rate</td><td>Frame rate</td><td>F</td><td>50</td><td>60</td><td>75</td><td>Hz</td></tr></table>	Signal	Item	Symbol	Min	Typ	Max	Unit	Vertical Section	Period	T_v	1088	1130	2047	Th	Active	$T_{disp}(v)$	1080	1080	1080	Th	Blanking	$T_{bp}(v)+T_{ip}(v)+PWhs$	8	50	967	Th	Horizontal Section	Period	T_h	1004	1050	2047	Tclk	Active	$T_{disp}(h)$	960	960	960	Tclk	Blanking	$T_{bp}(h)+T_{ip}(h)+PWhs$	44	90	1087	Tclk	Clock	Period	T_{clk}	25	13.89	11.11	ns	Frequency	Freq	40	72	90	MHz	Frame rate	Frame rate	F	50	60	75	Hz	<table><tr><th>Signal</th><th>Item</th><th>Symbol</th><th>Min</th><th>Typ</th><th>Max</th><th>Unit</th></tr><tr><td rowspan="3">Vertical Section</td><td>Period</td><td>T_v</td><td>1092</td><td>1130</td><td>1793</td><td>Th</td></tr><tr><td>Active</td><td>$T_{disp}(v)$</td><td>1080</td><td>1080</td><td>1080</td><td>Th</td></tr><tr><td>Blanking</td><td>$T_{bp}(v)+T_{ip}(v)+PWhs$</td><td>12</td><td>50</td><td>713</td><td>Th</td></tr><tr><td rowspan="3">Horizontal Section</td><td>Period</td><td>T_h</td><td>1004</td><td>1050</td><td>1100</td><td>Tclk</td></tr><tr><td>Active</td><td>$T_{disp}(h)$</td><td>960</td><td>960</td><td>960</td><td>Tclk</td></tr><tr><td>Blanking</td><td>$T_{bp}(h)+T_{ip}(h)+PWhs$</td><td>44</td><td>90</td><td>140</td><td>Tclk</td></tr><tr><td rowspan="2">Clock</td><td>Period</td><td>T_{clk}</td><td>11.1</td><td>14</td><td>18.2</td><td>ns</td></tr><tr><td>Frequency</td><td>Freq</td><td>54.8</td><td>71.2</td><td>90</td><td>MHz</td></tr><tr><td>Frame rate</td><td>Frame rate</td><td>F</td><td>50</td><td>60</td><td>76</td><td>Hz</td></tr><tr><td>Hsync Frequency</td><td></td><td></td><td>55</td><td>68</td><td>90</td><td>KHZ</td></tr></table>	Signal	Item	Symbol	Min	Typ	Max	Unit	Vertical Section	Period	T_v	1092	1130	1793	Th	Active	$T_{disp}(v)$	1080	1080	1080	Th	Blanking	$T_{bp}(v)+T_{ip}(v)+PWhs$	12	50	713	Th	Horizontal Section	Period	T_h	1004	1050	1100	Tclk	Active	$T_{disp}(h)$	960	960	960	Tclk	Blanking	$T_{bp}(h)+T_{ip}(h)+PWhs$	44	90	140	Tclk	Clock	Period	T_{clk}	11.1	14	18.2	ns	Frequency	Freq	54.8	71.2	90	MHz	Frame rate	Frame rate	F	50	60	76	Hz	Hsync Frequency			55	68	90	KHZ																																																	
Signal	Item	Symbol	Min	Typ	Max	Unit																																																																																																																																																																																							
Vertical Section	Period	T_v	1088	1130	2047	Th																																																																																																																																																																																							
	Active	$T_{disp}(v)$	1080	1080	1080	Th																																																																																																																																																																																							
	Blanking	$T_{bp}(v)+T_{ip}(v)+PWhs$	8	50	967	Th																																																																																																																																																																																							
Horizontal Section	Period	T_h	1004	1050	2047	Tclk																																																																																																																																																																																							
	Active	$T_{disp}(h)$	960	960	960	Tclk																																																																																																																																																																																							
	Blanking	$T_{bp}(h)+T_{ip}(h)+PWhs$	44	90	1087	Tclk																																																																																																																																																																																							
Clock	Period	T_{clk}	25	13.89	11.11	ns																																																																																																																																																																																							
	Frequency	Freq	40	72	90	MHz																																																																																																																																																																																							
Frame rate	Frame rate	F	50	60	75	Hz																																																																																																																																																																																							
Signal	Item	Symbol	Min	Typ	Max	Unit																																																																																																																																																																																							
Vertical Section	Period	T_v	1092	1130	1793	Th																																																																																																																																																																																							
	Active	$T_{disp}(v)$	1080	1080	1080	Th																																																																																																																																																																																							
	Blanking	$T_{bp}(v)+T_{ip}(v)+PWhs$	12	50	713	Th																																																																																																																																																																																							
Horizontal Section	Period	T_h	1004	1050	1100	Tclk																																																																																																																																																																																							
	Active	$T_{disp}(h)$	960	960	960	Tclk																																																																																																																																																																																							
	Blanking	$T_{bp}(h)+T_{ip}(h)+PWhs$	44	90	140	Tclk																																																																																																																																																																																							
Clock	Period	T_{clk}	11.1	14	18.2	ns																																																																																																																																																																																							
	Frequency	Freq	54.8	71.2	90	MHz																																																																																																																																																																																							
Frame rate	Frame rate	F	50	60	76	Hz																																																																																																																																																																																							
Hsync Frequency			55	68	90	KHZ																																																																																																																																																																																							
	21	7.1 TFT LCD Module <table><tr><th>Connector Name / Designation</th><th>Interface Connector / Interface card</th></tr><tr><td>Manufacturer</td><td>SIN SHENG P-TWO</td></tr><tr><td>Type Part Number</td><td>MSCKT2407P30HB AL230F-A0G1D-P</td></tr><tr><td>Mating Housing Part Number</td><td>TBD</td></tr></table> 7.1.1 Pin Assignment <table><tr><th>Pin#</th><th>Signal Name</th><th>Pin#</th><th>Signal Name</th></tr><tr><td>1</td><td>RxOIN0-</td><td>2</td><td>RxOIN0+</td></tr><tr><td>3</td><td>RxOIN1-</td><td>4</td><td>RxOIN1+</td></tr><tr><td>5</td><td>RxOIN2-</td><td>6</td><td>RxOIN2+</td></tr><tr><td>7</td><td>GND</td><td>8</td><td>RxOCLKIN-</td></tr><tr><td>9</td><td>RxOCLKIN+</td><td>10</td><td>RxOIN3-</td></tr><tr><td>11</td><td>RxOIN3+</td><td>12</td><td>RxEIN0-</td></tr><tr><td>13</td><td>RxEIN0+</td><td>14</td><td>GND</td></tr><tr><td>15</td><td>RxEIN1-</td><td>16</td><td>RxEIN1+</td></tr><tr><td>17</td><td>GND</td><td>18</td><td>RxEIN2-</td></tr><tr><td>19</td><td>RxEIN2+</td><td>20</td><td>RxECLKIN-</td></tr><tr><td>21</td><td>RxECLKIN+</td><td>22</td><td>RxEIN3-</td></tr><tr><td>23</td><td>RxEIN3+</td><td>24</td><td>GND</td></tr><tr><td>25</td><td>NC (for AUO test only. Do not connect)</td><td>26</td><td>NC (for AUO test only. Do not connect)</td></tr><tr><td>27</td><td>NC (for AUO test only. Do not connect)</td><td>28</td><td>VDD</td></tr><tr><td>29</td><td>VDD</td><td>30</td><td>VDD</td></tr></table>	Connector Name / Designation	Interface Connector / Interface card	Manufacturer	SIN SHENG P-TWO	Type Part Number	MSCKT2407P30HB AL230F-A0G1D-P	Mating Housing Part Number	TBD	Pin#	Signal Name	Pin#	Signal Name	1	RxOIN0-	2	RxOIN0+	3	RxOIN1-	4	RxOIN1+	5	RxOIN2-	6	RxOIN2+	7	GND	8	RxOCLKIN-	9	RxOCLKIN+	10	RxOIN3-	11	RxOIN3+	12	RxEIN0-	13	RxEIN0+	14	GND	15	RxEIN1-	16	RxEIN1+	17	GND	18	RxEIN2-	19	RxEIN2+	20	RxECLKIN-	21	RxECLKIN+	22	RxEIN3-	23	RxEIN3+	24	GND	25	NC (for AUO test only. Do not connect)	26	NC (for AUO test only. Do not connect)	27	NC (for AUO test only. Do not connect)	28	VDD	29	VDD	30	VDD	7.1 TFT LCD Module <table><tr><th>Connector Name / Designation</th><th>Interface Connector / Interface card</th></tr><tr><td>Manufacturer</td><td>SIN SHENG P-TWO</td></tr><tr><td>Type Part Number</td><td>MSCKT2407P30HB AL230F-A0G1D-P</td></tr><tr><td>Mating Housing Part Number</td><td>FI-X30HL (Locked Type)</td></tr></table> 7.1.1 Pin Assignment <table><tr><th>Pin#</th><th>Signal Name</th><th>Pin#</th><th>Signal Name</th></tr><tr><td>1</td><td>RxO0-</td><td>2</td><td>RxO0+</td></tr><tr><td>3</td><td>RxO1-</td><td>4</td><td>RxO1+</td></tr><tr><td>5</td><td>RxO2-</td><td>6</td><td>RxO2+</td></tr><tr><td>7</td><td>GND</td><td>8</td><td>RxOCLKIN-</td></tr><tr><td>9</td><td>RxOCLKIN+</td><td>10</td><td>RxO3-</td></tr><tr><td>11</td><td>RxO3+</td><td>12</td><td>RxE0-</td></tr><tr><td>13</td><td>RxE0+</td><td>14</td><td>GND</td></tr><tr><td>15</td><td>RxE1-</td><td>16</td><td>RxE1+</td></tr><tr><td>17</td><td>GND</td><td>18</td><td>RxE2-</td></tr><tr><td>19</td><td>RxE2+</td><td>20</td><td>RxECLKIN-</td></tr><tr><td>21</td><td>RxECLKIN+</td><td>22</td><td>RxE3-</td></tr><tr><td>23</td><td>RxE3+</td><td>24</td><td>GND</td></tr><tr><td>25</td><td>NC (for AUO test only. Do not connect)</td><td>26</td><td>NC (for AUO test only. Do not connect)</td></tr><tr><td>27</td><td>NC (for AUO test only. Do not connect)</td><td>28</td><td>VDD</td></tr><tr><td>29</td><td>VDD</td><td>30</td><td>VDD</td></tr></table>	Connector Name / Designation	Interface Connector / Interface card	Manufacturer	SIN SHENG P-TWO	Type Part Number	MSCKT2407P30HB AL230F-A0G1D-P	Mating Housing Part Number	FI-X30HL (Locked Type)	Pin#	Signal Name	Pin#	Signal Name	1	RxO0-	2	RxO0+	3	RxO1-	4	RxO1+	5	RxO2-	6	RxO2+	7	GND	8	RxOCLKIN-	9	RxOCLKIN+	10	RxO3-	11	RxO3+	12	RxE0-	13	RxE0+	14	GND	15	RxE1-	16	RxE1+	17	GND	18	RxE2-	19	RxE2+	20	RxECLKIN-	21	RxECLKIN+	22	RxE3-	23	RxE3+	24	GND	25	NC (for AUO test only. Do not connect)	26	NC (for AUO test only. Do not connect)	27	NC (for AUO test only. Do not connect)	28	VDD	29	VDD	30	VDD																																										
Connector Name / Designation	Interface Connector / Interface card																																																																																																																																																																																												
Manufacturer	SIN SHENG P-TWO																																																																																																																																																																																												
Type Part Number	MSCKT2407P30HB AL230F-A0G1D-P																																																																																																																																																																																												
Mating Housing Part Number	TBD																																																																																																																																																																																												
Pin#	Signal Name	Pin#	Signal Name																																																																																																																																																																																										
1	RxOIN0-	2	RxOIN0+																																																																																																																																																																																										
3	RxOIN1-	4	RxOIN1+																																																																																																																																																																																										
5	RxOIN2-	6	RxOIN2+																																																																																																																																																																																										
7	GND	8	RxOCLKIN-																																																																																																																																																																																										
9	RxOCLKIN+	10	RxOIN3-																																																																																																																																																																																										
11	RxOIN3+	12	RxEIN0-																																																																																																																																																																																										
13	RxEIN0+	14	GND																																																																																																																																																																																										
15	RxEIN1-	16	RxEIN1+																																																																																																																																																																																										
17	GND	18	RxEIN2-																																																																																																																																																																																										
19	RxEIN2+	20	RxECLKIN-																																																																																																																																																																																										
21	RxECLKIN+	22	RxEIN3-																																																																																																																																																																																										
23	RxEIN3+	24	GND																																																																																																																																																																																										
25	NC (for AUO test only. Do not connect)	26	NC (for AUO test only. Do not connect)																																																																																																																																																																																										
27	NC (for AUO test only. Do not connect)	28	VDD																																																																																																																																																																																										
29	VDD	30	VDD																																																																																																																																																																																										
Connector Name / Designation	Interface Connector / Interface card																																																																																																																																																																																												
Manufacturer	SIN SHENG P-TWO																																																																																																																																																																																												
Type Part Number	MSCKT2407P30HB AL230F-A0G1D-P																																																																																																																																																																																												
Mating Housing Part Number	FI-X30HL (Locked Type)																																																																																																																																																																																												
Pin#	Signal Name	Pin#	Signal Name																																																																																																																																																																																										
1	RxO0-	2	RxO0+																																																																																																																																																																																										
3	RxO1-	4	RxO1+																																																																																																																																																																																										
5	RxO2-	6	RxO2+																																																																																																																																																																																										
7	GND	8	RxOCLKIN-																																																																																																																																																																																										
9	RxOCLKIN+	10	RxO3-																																																																																																																																																																																										
11	RxO3+	12	RxE0-																																																																																																																																																																																										
13	RxE0+	14	GND																																																																																																																																																																																										
15	RxE1-	16	RxE1+																																																																																																																																																																																										
17	GND	18	RxE2-																																																																																																																																																																																										
19	RxE2+	20	RxECLKIN-																																																																																																																																																																																										
21	RxECLKIN+	22	RxE3-																																																																																																																																																																																										
23	RxE3+	24	GND																																																																																																																																																																																										
25	NC (for AUO test only. Do not connect)	26	NC (for AUO test only. Do not connect)																																																																																																																																																																																										
27	NC (for AUO test only. Do not connect)	28	VDD																																																																																																																																																																																										
29	VDD	30	VDD																																																																																																																																																																																										
	7	<table><tr><th>Item</th><th>Unit</th><th>Conditions</th><th>Min.</th><th>Typ.</th><th>Max.</th><th>Note</th></tr><tr><td>Response Time</td><td>[msec]</td><td>Rising Time (T_r)</td><td>-</td><td>TBD</td><td>TBD</td><td>4</td></tr><tr><td></td><td></td><td>Falling Time (T_f)</td><td>-</td><td>TBD</td><td>TBD</td><td></td></tr><tr><td></td><td></td><td>Rising + Falling</td><td>-</td><td>TBD</td><td>TBD</td><td>8</td></tr><tr><td>Crosstalk (in 60Hz)</td><td>[%]</td><td></td><td>-</td><td>-</td><td>1.5</td><td>8</td></tr><tr><td>Flicker</td><td>[dB]</td><td></td><td>-</td><td>-</td><td>(TBD)</td><td>9</td></tr></table>	Item	Unit	Conditions	Min.	Typ.	Max.	Note	Response Time	[msec]	Rising Time (T_r)	-	TBD	TBD	4			Falling Time (T_f)	-	TBD	TBD				Rising + Falling	-	TBD	TBD	8	Crosstalk (in 60Hz)	[%]		-	-	1.5	8	Flicker	[dB]		-	-	(TBD)	9	<table><tr><th>Item</th><th>Unit</th><th>Conditions</th><th>Min.</th><th>Typ.</th><th>Max.</th><th>Note</th></tr><tr><td>Response Time</td><td>[msec]</td><td>Rising Time (T_r)</td><td>-</td><td>20</td><td>25</td><td>4</td></tr><tr><td></td><td></td><td>Falling Time (T_f)</td><td>-</td><td>5</td><td>10</td><td></td></tr><tr><td></td><td></td><td>Rising + Falling</td><td>-</td><td>25</td><td>35</td><td>8</td></tr><tr><td>Crosstalk (in 60Hz)</td><td>[%]</td><td></td><td>-</td><td>-</td><td>1.5</td><td>8</td></tr><tr><td>Flicker</td><td>[dB]</td><td></td><td>-</td><td>-</td><td>-20</td><td>9</td></tr></table>	Item	Unit	Conditions	Min.	Typ.	Max.	Note	Response Time	[msec]	Rising Time (T_r)	-	20	25	4			Falling Time (T_f)	-	5	10				Rising + Falling	-	25	35	8	Crosstalk (in 60Hz)	[%]		-	-	1.5	8	Flicker	[dB]		-	-	-20	9																																																																																																						
Item	Unit	Conditions	Min.	Typ.	Max.	Note																																																																																																																																																																																							
Response Time	[msec]	Rising Time (T_r)	-	TBD	TBD	4																																																																																																																																																																																							
		Falling Time (T_f)	-	TBD	TBD																																																																																																																																																																																								
		Rising + Falling	-	TBD	TBD	8																																																																																																																																																																																							
Crosstalk (in 60Hz)	[%]		-	-	1.5	8																																																																																																																																																																																							
Flicker	[dB]		-	-	(TBD)	9																																																																																																																																																																																							
Item	Unit	Conditions	Min.	Typ.	Max.	Note																																																																																																																																																																																							
Response Time	[msec]	Rising Time (T_r)	-	20	25	4																																																																																																																																																																																							
		Falling Time (T_f)	-	5	10																																																																																																																																																																																								
		Rising + Falling	-	25	35	8																																																																																																																																																																																							
Crosstalk (in 60Hz)	[%]		-	-	1.5	8																																																																																																																																																																																							
Flicker	[dB]		-	-	-20	9																																																																																																																																																																																							
	8	$T_{rR} + T_{rF} = 25 \text{ (TBD) msec (typ.)}$	$T_{rR} + T_{rF} = 25 \text{ msec (typ.)}$																																																																																																																																																																																										
	10																																																																																																																																																																																												
	12	4.1 TFT LCD Module <table><tr><th>Item</th><th>Symbol</th><th>Min</th><th>Max</th><th>Unit</th><th>Conditions</th></tr><tr><td>Logic/LCD Drive Voltage</td><td>VDD</td><td>-0.3</td><td>5.5</td><td>[Volt]</td><td>Note 1,2</td></tr></table>	Item	Symbol	Min	Max	Unit	Conditions	Logic/LCD Drive Voltage	VDD	-0.3	5.5	[Volt]	Note 1,2	4.1 TFT LCD Module <table><tr><th>Item</th><th>Symbol</th><th>Min</th><th>Max</th><th>Unit</th><th>Conditions</th></tr><tr><td>Logic/LCD Drive Voltage</td><td>VDD</td><td>-0.3</td><td>6</td><td>[Volt]</td><td>Note 1,2</td></tr></table>	Item	Symbol	Min	Max	Unit	Conditions	Logic/LCD Drive Voltage	VDD	-0.3	6	[Volt]	Note 1,2																																																																																																																																																																		
Item	Symbol	Min	Max	Unit	Conditions																																																																																																																																																																																								
Logic/LCD Drive Voltage	VDD	-0.3	5.5	[Volt]	Note 1,2																																																																																																																																																																																								
Item	Symbol	Min	Max	Unit	Conditions																																																																																																																																																																																								
Logic/LCD Drive Voltage	VDD	-0.3	6	[Volt]	Note 1,2																																																																																																																																																																																								

2012/10/08	7	Modify 2.1 Display Characteristics <table><thead><tr><th>ITEMS</th><th>Unit</th><th>SPECIFICATIONS</th></tr></thead><tbody><tr><td>Screen Diagonal</td><td>[mm]</td><td>548.885(21.53")</td></tr><tr><td>Active Area</td><td>[mm]</td><td>476.64 (H) x 268.11 (V)</td></tr><tr><td>Pixels H x V</td><td></td><td>1920(x3) x 1080</td></tr><tr><td>Pixel Pitch</td><td>[um]</td><td>248.25 (per one triad) x248.25</td></tr><tr><td>Pixel Arrangement</td><td></td><td>R G B. Vertical Stripe</td></tr><tr><td>Display Mode</td><td></td><td>VA Mode, Normally Black</td></tr><tr><td>Optical Response Time</td><td>[msec]</td><td>25ms (Typ., on/off) (TBD)</td></tr><tr><td>Nominal Input Voltage VDD</td><td>[Volt]</td><td>+5.0 V</td></tr><tr><td>Power Consumption (VDD line)</td><td>[Watt]</td><td>3.45 watt (VDD line : PDD (typ), All white pattern at 60Hz = 3.45W)</td></tr><tr><td>Open Cell Weight</td><td>[Grams]</td><td>407 (Typ.)</td></tr><tr><td>Electrical Interface</td><td></td><td>Dual channel LVDS</td></tr><tr><td>Support Color</td><td></td><td>16.7M colors (RGB 8-bit + FRC)</td></tr><tr><td>Surface Treatment</td><td></td><td>Anti-Glare, 3H</td></tr><tr><td>Cell transmittance</td><td></td><td>3.0 % (typ) (TBD) (base on AUO LED Backlight)</td></tr><tr><td>Cell thickness</td><td>[mm]</td><td>1.05 (the thickness of polarizer film is 0.25 mm each side) (TBD)</td></tr></tbody></table>	ITEMS	Unit	SPECIFICATIONS	Screen Diagonal	[mm]	548.885(21.53")	Active Area	[mm]	476.64 (H) x 268.11 (V)	Pixels H x V		1920(x3) x 1080	Pixel Pitch	[um]	248.25 (per one triad) x248.25	Pixel Arrangement		R G B. Vertical Stripe	Display Mode		VA Mode, Normally Black	Optical Response Time	[msec]	25ms (Typ., on/off) (TBD)	Nominal Input Voltage VDD	[Volt]	+5.0 V	Power Consumption (VDD line)	[Watt]	3.45 watt (VDD line : PDD (typ), All white pattern at 60Hz = 3.45W)	Open Cell Weight	[Grams]	407 (Typ.)	Electrical Interface		Dual channel LVDS	Support Color		16.7M colors (RGB 8-bit + FRC)	Surface Treatment		Anti-Glare, 3H	Cell transmittance		3.0 % (typ) (TBD) (base on AUO LED Backlight)	Cell thickness	[mm]	1.05 (the thickness of polarizer film is 0.25 mm each side) (TBD)	2.1 Display Characteristics The following items are characteristics summary on the table under 25°C condition: <table><thead><tr><th>ITEMS</th><th>Unit</th><th>SPECIFICATIONS</th></tr></thead><tbody><tr><td>Screen Diagonal</td><td>[mm]</td><td>548.885(21.53")</td></tr><tr><td>Active Area</td><td>[mm]</td><td>476.64 (H) x 268.11 (V)</td></tr><tr><td>Pixels H x V</td><td></td><td>1920(x3) x 1080</td></tr><tr><td>Pixel Pitch</td><td>[um]</td><td>248.25 (per one triad) x248.25</td></tr><tr><td>Pixel Arrangement</td><td></td><td>R G B. Vertical Stripe</td></tr><tr><td>Display Mode</td><td></td><td>VA Mode, Normally Black</td></tr><tr><td>Optical Response Time</td><td>[msec]</td><td>25ms (Typ., on/off)</td></tr><tr><td>Nominal Input Voltage VDD</td><td>[Volt]</td><td>+5.0 V</td></tr><tr><td>Power Consumption (VDD line)</td><td>[Watt]</td><td>3.45 watt (VDD line : PDD (typ), All white pattern at 60Hz = 3.45W)</td></tr><tr><td>Open Cell Weight</td><td>[Grams]</td><td>407 (Typ.)</td></tr><tr><td>Electrical Interface</td><td></td><td>Dual channel LVDS</td></tr><tr><td>Support Color</td><td></td><td>16.7M colors (RGB 8-bit + FRC)</td></tr><tr><td>Surface Treatment</td><td></td><td>Anti-Glare, 3H</td></tr><tr><td>Cell transmittance</td><td></td><td>3.0 % (Typ) (base on AUO LED Backlight)</td></tr><tr><td>Cell thickness</td><td>[mm]</td><td>1.40 (Typ.)</td></tr></tbody></table>	ITEMS	Unit	SPECIFICATIONS	Screen Diagonal	[mm]	548.885(21.53")	Active Area	[mm]	476.64 (H) x 268.11 (V)	Pixels H x V		1920(x3) x 1080	Pixel Pitch	[um]	248.25 (per one triad) x248.25	Pixel Arrangement		R G B. Vertical Stripe	Display Mode		VA Mode, Normally Black	Optical Response Time	[msec]	25ms (Typ., on/off)	Nominal Input Voltage VDD	[Volt]	+5.0 V	Power Consumption (VDD line)	[Watt]	3.45 watt (VDD line : PDD (typ), All white pattern at 60Hz = 3.45W)	Open Cell Weight	[Grams]	407 (Typ.)	Electrical Interface		Dual channel LVDS	Support Color		16.7M colors (RGB 8-bit + FRC)	Surface Treatment		Anti-Glare, 3H	Cell transmittance		3.0 % (Typ) (base on AUO LED Backlight)	Cell thickness	[mm]	1.40 (Typ.)
ITEMS	Unit	SPECIFICATIONS																																																																																																	
Screen Diagonal	[mm]	548.885(21.53")																																																																																																	
Active Area	[mm]	476.64 (H) x 268.11 (V)																																																																																																	
Pixels H x V		1920(x3) x 1080																																																																																																	
Pixel Pitch	[um]	248.25 (per one triad) x248.25																																																																																																	
Pixel Arrangement		R G B. Vertical Stripe																																																																																																	
Display Mode		VA Mode, Normally Black																																																																																																	
Optical Response Time	[msec]	25ms (Typ., on/off) (TBD)																																																																																																	
Nominal Input Voltage VDD	[Volt]	+5.0 V																																																																																																	
Power Consumption (VDD line)	[Watt]	3.45 watt (VDD line : PDD (typ), All white pattern at 60Hz = 3.45W)																																																																																																	
Open Cell Weight	[Grams]	407 (Typ.)																																																																																																	
Electrical Interface		Dual channel LVDS																																																																																																	
Support Color		16.7M colors (RGB 8-bit + FRC)																																																																																																	
Surface Treatment		Anti-Glare, 3H																																																																																																	
Cell transmittance		3.0 % (typ) (TBD) (base on AUO LED Backlight)																																																																																																	
Cell thickness	[mm]	1.05 (the thickness of polarizer film is 0.25 mm each side) (TBD)																																																																																																	
ITEMS	Unit	SPECIFICATIONS																																																																																																	
Screen Diagonal	[mm]	548.885(21.53")																																																																																																	
Active Area	[mm]	476.64 (H) x 268.11 (V)																																																																																																	
Pixels H x V		1920(x3) x 1080																																																																																																	
Pixel Pitch	[um]	248.25 (per one triad) x248.25																																																																																																	
Pixel Arrangement		R G B. Vertical Stripe																																																																																																	
Display Mode		VA Mode, Normally Black																																																																																																	
Optical Response Time	[msec]	25ms (Typ., on/off)																																																																																																	
Nominal Input Voltage VDD	[Volt]	+5.0 V																																																																																																	
Power Consumption (VDD line)	[Watt]	3.45 watt (VDD line : PDD (typ), All white pattern at 60Hz = 3.45W)																																																																																																	
Open Cell Weight	[Grams]	407 (Typ.)																																																																																																	
Electrical Interface		Dual channel LVDS																																																																																																	
Support Color		16.7M colors (RGB 8-bit + FRC)																																																																																																	
Surface Treatment		Anti-Glare, 3H																																																																																																	
Cell transmittance		3.0 % (Typ) (base on AUO LED Backlight)																																																																																																	
Cell thickness	[mm]	1.40 (Typ.)																																																																																																	
2012/10/18	17																																																																																																		
2012/10/18	24	10.0 Mechanical Characteristics	10.0 Mechanical Characteristics																																																																																																
1.0 2012/11/20	10	3.0 Functional Block Diagram The following diagram shows the functional block of the 21.5 inch Color TFT-LCD Module:	3.0 Functional Block Diagram The following diagram shows the functional block of the 21.5 inch Color TFT-LCD Module:																																																																																																
1.1 2013/1/2	7	2.0 General Description This specification applies to the 21.5 inch-wide Color a-Si TFT-LCD Module T215HVN01.0. The display supports the Full HD - 1920(H) x 1080(V) screen format and 16.7M colors (RGB 8-bit data + FRC data). All input signals are 2-channel LVDS interface and this module doesn't contain an inverter board for backlight.	2.0 General Description This specification applies to the 21.5 inch-wide Color a-Si TFT-LCD Module T215HVN01.0. The display supports the Full HD - 1920(H) x 1080(V) screen format and 16.7M colors (RGB 8-bit data). All input signals are 2-channel LVDS interface and this module doesn't contain an inverter board for backlight.																																																																																																
	7	Support Color 16.7M colors (RGB 8-bit + FRC)	Support Color 16.7M colors (RGB 8-bit)																																																																																																
	7																																																																																																		

	10	3.0 Functional Block Diagram The following diagram shows the functional block diagram of the AUO module. 	3.0 Functional Block Diagram The following diagram shows the functional block diagram of the AUO module. 																																			
	20	<table><tr><th>Signal</th><th>Item</th><th>Symbol</th></tr><tr><td rowspan="3">Vertical Section</td><td>Period</td><td>T_v</td></tr><tr><td>Active</td><td>$T_{disp}(v)$</td></tr><tr><td>Blanking</td><td>$T_{bp}(v)+T_{fp}(v)+PW_{vs}$</td></tr><tr><td rowspan="3">Horizontal Section</td><td>Period</td><td>T_h</td></tr><tr><td>Active</td><td>$T_{disp}(h)$</td></tr><tr><td>Blanking</td><td>$T_{bp}(h)+T_{fp}(h)+PW_{hs}$</td></tr></table>	Signal	Item	Symbol	Vertical Section	Period	T_v	Active	$T_{disp}(v)$	Blanking	$T_{bp}(v)+T_{fp}(v)+PW_{vs}$	Horizontal Section	Period	T_h	Active	$T_{disp}(h)$	Blanking	$T_{bp}(h)+T_{fp}(h)+PW_{hs}$	<table><tr><th>Signal</th><th>Item</th><th>Symbol</th></tr><tr><td rowspan="3">Vertical Section</td><td>Period</td><td>T_v</td></tr><tr><td>Active</td><td>$T_{disp}(v)$</td></tr><tr><td>Blanking</td><td>$T_{bp}(v)+T_{fp}(v)+T_{blk}(v)$</td></tr><tr><td rowspan="3">Horizontal Section</td><td>Period</td><td>T_h</td></tr><tr><td>Active</td><td>$T_{disp}(h)$</td></tr><tr><td>Blanking</td><td>$T_{bp}(h)+T_{fp}(h)+T_{blk}(h)$</td></tr></table>	Signal	Item	Symbol	Vertical Section	Period	T_v	Active	$T_{disp}(v)$	Blanking	$T_{bp}(v)+T_{fp}(v)+T_{blk}(v)$	Horizontal Section	Period	T_h	Active	$T_{disp}(h)$	Blanking	$T_{bp}(h)+T_{fp}(h)+T_{blk}(h)$	
Signal	Item	Symbol																																				
Vertical Section	Period	T_v																																				
	Active	$T_{disp}(v)$																																				
	Blanking	$T_{bp}(v)+T_{fp}(v)+PW_{vs}$																																				
Horizontal Section	Period	T_h																																				
	Active	$T_{disp}(h)$																																				
	Blanking	$T_{bp}(h)+T_{fp}(h)+PW_{hs}$																																				
Signal	Item	Symbol																																				
Vertical Section	Period	T_v																																				
	Active	$T_{disp}(v)$																																				
	Blanking	$T_{bp}(v)+T_{fp}(v)+T_{blk}(v)$																																				
Horizontal Section	Period	T_h																																				
	Active	$T_{disp}(h)$																																				
	Blanking	$T_{bp}(h)+T_{fp}(h)+T_{blk}(h)$																																				
	23	7.1 TFT LCD Module <table><tr><th>Connector Name / Designation</th><th>Interface Connector</th></tr><tr><td>Manufacturer</td><td>SIN SHENG P-TWO</td></tr><tr><td>Type Part Number</td><td>MSCKT2407P30HB AL230F-A0G1D-P</td></tr></table>	Connector Name / Designation	Interface Connector	Manufacturer	SIN SHENG P-TWO	Type Part Number	MSCKT2407P30HB AL230F-A0G1D-P	7.1 TFT LCD Module <table><tr><th>Connector Name / Designation</th><th>Interface Connector / Interface card</th></tr><tr><td>Manufacturer</td><td>SIN SHENG P-TWO</td></tr><tr><td>Type Part Number</td><td>MSCKT2407P30HB (SIN SHENG) AL230F-A0G1D-P (P-TWO)</td></tr></table>	Connector Name / Designation	Interface Connector / Interface card	Manufacturer	SIN SHENG P-TWO	Type Part Number	MSCKT2407P30HB (SIN SHENG) AL230F-A0G1D-P (P-TWO)																							
Connector Name / Designation	Interface Connector																																					
Manufacturer	SIN SHENG P-TWO																																					
Type Part Number	MSCKT2407P30HB AL230F-A0G1D-P																																					
Connector Name / Designation	Interface Connector / Interface card																																					
Manufacturer	SIN SHENG P-TWO																																					
Type Part Number	MSCKT2407P30HB (SIN SHENG) AL230F-A0G1D-P (P-TWO)																																					
	11	I/F PCB Interface: MSCKT2407P30HB AL230F-A0G1D-P Mating Type: FI-X30HL (Locked Type)	(Remove I/F PCB Interface & Mating Type)																																			

1.0 Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 3) When the cell surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 4) Since the cell is made of glass, it may break or crack if dropped or bumped on hard surface.
- 5) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 6) Do not press or pat the panel surface by fingers, hand or tooling.
- 7) Please handle TFT cell with care. The FPCs can only sustain for quite limited stress.
- 8) The cell package tray is packed in clean room. Please do pack & unpack it in clean room.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT cell.
- 10) Pls avoid touching COF position while you are doing mechanical design.
- 11) When storing modules as spares for a long time, the following precaution is necessary:
Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.

2.0 General Description

This specification applies to the 21.5 inch-wide Color a-Si TFT-LCD Module T215HVN01.0. The display supports the Full HD - 1920(H) x 1080(V) screen format and 16.7M colors (RGB 8-bit data). All input signals are 2-channel LVDS interface and this module doesn't contain an inverter board for backlight.

2.1 Display Characteristics

The following items are characteristics summary on the table under 25°C condition:

ITEMS	Unit	SPECIFICATIONS
Screen Diagonal	[mm]	546.865(21.53")
Active Area	[mm]	476.64 (H) x 268.11 (V)
Pixels H x V		1920(x3) x 1080
Pixel Pitch	[um]	248.25 (per one triad) x248.25
Pixel Arrangement		R.G.B. Vertical Stripe
Display Mode		VA Mode, Normally Black
Optical Response Time	[msec]	25ms (Typ., on/off)
Nominal Input Voltage VDD	[Volt]	+5.0 V
Power Consumption (VDD line)	[Watt]	3.45 watt (VDD line : PDD (typ), All white pattern at 60Hz = 3.45W)
Open Cell Weight	[Grams]	407 (Typ.)
Electrical Interface		Dual channel LVDS
Support Color		16.7M colors (RGB 8-bit)
Surface Treatment		Anti-Glare, 3H
Cell transmittance		3.0 % (Typ) (base on AUO LED Backlight)
Cell thickness	[mm]	1.40 (Typ.)

2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25°C:

Item	Unit	Conditions	Min.	Typ.	Max.	Note
Response Time	[msec]	Raising Time (T_{rR})	-	20	25	2
		Falling Time (T_{rF})	-	5	10	
		Raising + Falling	-	25	35	
Crosstalk (in 60Hz)	[%]		-	-	1.5	3
Flicker	dB		-	-	-20	4

Note 1: Measurement method


The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt

temperature change during measuring (at surface 35°C). In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room.



Note 2: Definition of Response time measured by Westar TRD-100A

The output signals of photo detector are measured when the input signals are changed from “Full Black” to “Full White” (rising time, T_{rR}), and from “Full White” to “Full Black” (falling time, T_{rF}), respectively. The response time is interval between the 10% and 90% (1 frame at 60 Hz) of amplitudes.



$$T_{rR} + T_{rF} = 25 \text{ msec (typ.)}$$

Note 5: Color chromaticity and coordinates (CIE) is measured by TOPCON SR-3


Note 3: Crosstalk is defined as below and measured by TOPCON SR-3

$$CT = | YB - YA | / YA \times 100 (\%)$$


Where

YA = Luminance of measured location without gray level 0 pattern (cd/m2)


YB = Luminance of measured location with gray level 0 pattern (cd/m2)



Note 4: Test Pattern: Subchecker Pattern measured by TOPCON SR-3




Method: Record dBV & DC value with TRD-100



$$\text{Flicker (dB)} = 20 \log \frac{\text{AC Level(at 30 Hz)}}{\text{DC Level}}$$

3.0 Functional Block Diagram

The following diagram shows the functional block of the 21.5 inch Color TFT-LCD Module:



4.0 Absolute Maximum Ratings

Absolute maximum ratings of the module are listed as following:

4.1 TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	VDD	-0.3	6	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment

Item	Symbol	Min.	Max.	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 3
Glass surface temperature (operation)	TGS	0	+65	[°C]	Note 3, Note 4
Operation Humidity	HOP	5	90	[%RH]	Note 3
Storage Temperature	TST	-20	+60	[°C]	
Storage Humidity	HST	5	90	[%RH]	


Note 1: With in Ta (25°C)

Note 2: Permanent damage to the device may occur if exceeding maximum values

Note 3: Temperature and relative humidity range are shown as the below figure.

1. 90% RH Max (Ta ≤39°C)
2. Max wet-bulb temperature at 39°C or less. (Ta ≤39°C)
3. No condensation

Note 4: Function Judged only



5.0 Electrical characteristics

5.1 TFT LCD Module



5.1.1 Power Specification

Input power specifications are as following:

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
VDD	Logic/LCD Drive Voltage	4.5	5.0	5.5	[Volt]	+/-10%
IDD	Input Current	-	0.69	0.83	[A]	VDD= 5.0V, All White Pattern At 60Hz
			0.8	0.96	[A]	VDD= 5.0V, All White Pattern At 75Hz
PDD	VDD Power	-	3.45	4.15	[Watt]	VDD= 5.0V, All White Pattern At 60Hz
			4	4.8	[Watt]	VDD= 5.0V, All White Pattern At 75Hz
IRush	Inrush Current	-	-	3	[A]	Note 1
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	500	[mV] p-p	VDD= 5.0V, All White Pattern At 75Hz

Note 1: Measurement conditions:

The duration of rising time of power input is 470us.




5.1.2 Signal Electrical Characteristics

1. DC Characteristics of each signal are as following:


Symbol	Parameter	Min	Typ	Max	Units	Condition
V_{TH}	Differential Input High Threshold	-	-	+100	[mV]	$V_{CM} = 1.2V$ Note 1
V_{TL}	Differential Input Low Threshold	-100	-	-	[mV]	$V_{CM} = 1.2V$ Note 1
$ V_{ID} $	Input Differential Voltage	100	-	600	[mV]	Note 1
V_{CM}	Differential Input Common Mode Voltage	+1.0	+1.2	+1.5	[V]	$V_{TH} - V_{TL} = 200MV$ (max) Note 1

Note 1: LVDS Signal Waveform



2. AC characteristics


Description	Symbol	Min	Max	Unit	Note
Maximum deviation of input clock frequency during SSC	F_{DEV}	-	± 3	%	
Maximum modulation frequency of input clock during SSC	F_{MOD}	-	200	KHz	




6.0 Signal Characteristics

6.1 Pixel Format Definition

Following figure shows the relationship of the input signals and LCD pixel format.



6.2 The input data format




Note 1: R/G/B data 7:MSB, R/G/B data 0:LSB O = "First Pixel Data" E = "Second Pixel Data"

6.3 Signal Description

PIN #	SIGNAL NAME	DESCRIPTION
1	RxO0-	Negative LVDS differential data input (Odd data)
2	RxO0+	Positive LVDS differential data input (Odd data)
3	RxO1-	Negative LVDS differential data input (Odd data)
4	RxO1+	Positive LVDS differential data input (Odd data)
5	RxO2-	Negative LVDS differential data input (Odd data,DSPTMG)
6	RxO2+	Positive LVDS differential data input (Odd data,DSPTMG)
7	GND	Power Ground
8	RxOCLK-	Negative LVDS differential clock input (Odd clock)
9	RxOCLK+	Positive LVDS differential clock input (Odd clock)
10	RxO3-	Negative LVDS differential data input (Odd data)
11	RxO3+	Positive LVDS differential data input (Odd data)
12	RxE0-	Negative LVDS differential data input (Even data)
13	RxE0+	Positive LVDS differential data input (Even data)
14	GND	Power Ground
15	RxE1-	Negative LVDS differential data input (Even data)
16	RxE1+	Positive LVDS differential data input (Even data)
17	GND	Power Ground
18	RxE2-	Negative LVDS differential data input (Even data)
19	RxE2+	Positive LVDS differential data input (Even data)
20	RxECLK-	Negative LVDS differential clock input (Even clock)
21	RxECLK+	Positive LVDS differential clock input (Even clock)
22	RxE3-	Negative LVDS differential data input (Even data)
23	RxE3+	Positive LVDS differential data input (Even data)
24	GND	Power Ground
25	NC	No connection (for AUO test only. Do not connect)
26	NC	No connection (for AUO test only. Do not connect)
27	NC	No connection (for AUO test only. Do not connect)
28	VDD	Power +5V
29	VDD	Power +5V
30	VDD	Power +5V

Note 1: Input signals of odd and even clock shall be the same timing.




6.4 Timing Characteristics

The input signal timing specifications are shown as the following table

Signal	Item	Symbol	Min	Typ	Max	Unit
Vertical Section	Period	T_v	1092	1130	1793	Th
	Active	$T_{disp(v)}$	1080	1080	1080	Th
	Blanking	$T_{bp(v)}+T_{fp(v)}+T_{blk(v)}$	12	50	713	Th
Horizontal Section	Period	T_h	1004	1050	1100	Tclk
	Active	$T_{disp(h)}$	960	960	960	Tclk
	Blanking	$T_{bp(h)}+T_{fp(h)}+T_{blk(h)}$	44	90	140	Tclk
Clock	Period	Tclk	11.1	14	18.2	ns
	Frequency	Freq	54.8	71.2	90	MHz
Frame rate	Frame rate	F	50	60	76	Hz
Hsync Frequency			55	68	90	KHZ


Note : DE mode only

6.5 Timing diagram



6.6 Power ON/OFF Sequence

VDD power and lamp on/off sequence are as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state when VDD is off.



Parameter	Value			Unit
	Min.	Typ.	Max.	
T1	0.5	-	10	[ms]
T2	0	-	50	[ms]
T3	500	-	-	[ms]
T4	100	-	-	[ms]
T5	0		50	[ms] Note1,2
T6	5	-	100	[ms] Note1,2
T7	1000	-	-	[ms]

Note1 : Recommend setting T5 = 0ms to avoid electronic noise when VDD is off.

Note2 : During T5 and T6 period , please keep the level of input LVDS signals with Hi-Z state.

7.0 Connector & Pin Assignment

Physical interface is described as for the connector on module. These connectors are capable of accommodating the following signals and will be following components.

7.1 TFT LCD Module

Connector Name / Designation	Interface Connector / Interface card
Manufacturer	SIN SHENG P-TWO
Type Part Number	MSCKT2407P30HB (SIN SHENG) AL230F-A0G1D-P (P-TWO)
Mating Housing Part Number	FI-X30HL (Locked Type)

7.1.1 Pin Assignment

Pin#	Signal Name	Pin#	Signal Name
1	RxO0-	2	RxO0+
3	RxO1-	4	RxO1+
5	RxO2-	6	RxO2+
7	GND	8	RxOCLKIN-
9	RxOCLKIN+	10	RxO3-
11	RxO3+	12	RxE0-
13	RxE0+	14	GND
15	RxE1-	16	RxE1+
17	GND	18	RxE2-
19	RxE2+	20	RxECLKIN-
21	RxECLKIN+	22	RxE3-
23	RxE3+	24	GND
25	NC (for AUO test only. Do not connect)	26	NC (for AUO test only. Do not connect)
27	NC (for AUO test only. Do not connect)	28	VDD
29	VDD	30	VDD

8.0 Reliability Test

Environment test conditions are listed as following table.


Items	Required Condition	Note
Temperature Humidity Bias (THB)	Ta= 50℃, 80%RH, 300hours	
High Temperature Operation (HTO)	Ta= 50℃, 50%RH, 300hours	
Low Temperature Operation (LTO)	Ta= 0℃, 300hours	
High Temperature Storage (HTS)	Ta= 60℃, 300hours	
Low Temperature Storage (LTS)	Ta= -20℃, 300hours	
Vibration Test (Non-operation)	Acceleration: 1.5 Grms Wave: Random Frequency: 10 - 200 Hz Sweep: 30 Minutes each Axis (X, Y, Z)	
Shock Test (Non-operation)	Acceleration: 50 G Wave: Half-sine Active Time: 20 ms Direction: ±X, ±Y, ±Z (one time for each Axis)	
Drop Test	Height: 60 cm, package test	
Thermal Shock Test (TST)	-20℃/30min, 60℃/30min, 100 cycles	1
On/Off Test	On/10sec, Off/10sec, 30,000 cycles	
ESD (Electro Static Discharge)	Contact Discharge: ± 8KV, 150pF(330Ω) 1sec, 8 points, 25 times/ point.	2
	Air Discharge: ± 15KV, 150pF(330Ω) 1sec 8 points, 25 times/ point.	
Altitude Test	Operation:18,000 ft Non-Operation:40,000 ft	

Note 1: The TFT-LCD module will not sustain damage after being subjected to 100 cycles of rapid temperature change. A cycle of rapid temperature change consists of varying the temperature from -20℃ to 60℃, and back again. Power is not applied during the test. After temperature cycling, the unit is placed in normal room ambient for at least 4 hours before power on.

Note 2: EN61000-4-2, ESD class B: Certain performance degradation allowed
No data lost
Self-recoverable
No hardware failures.

9.0 Shipping Label

The label on the panel is shown as below:



Note 1: For Pb Free products, AUO will add  for identification.

Note 2: For RoHS compatible products, AUO will add  for identification.

Note 3: For China RoHS compatible products, AUO will add  for identification.

Note 4: The Green Mark will be presented only when the green documents have been ready by AUO Internal Green Team.

10.0 Mechanical Characteristics

